Differences

This shows you the differences between two versions of the page.

--- instruction_encoding [2023/12/18 11:44] – [ALU instructions] pulkomandy
+++ instruction_encoding [2024/07/01 13:29] (current) – [Multiplication] simer
@@ Line 7: / Line 7: @@
 ^Contents|Opcode0|Operand A|Opcode1|6-bit Immediate         ||
+===== Summary =====
+^Opcode 0\1     ^ 0       ^ 1            ^ 2           ^ 3  ^ 4                        ^ 5        ^ 6        ^ 7     ^
+^Addressing mode|[BP+Imm6]|#Imm6         |             |[Rs]|Rs,#Imm16,[Addr16], Rs ASR|Rs LSL/LSR|Rs ROL/ROR|[Addr6]|
+^       0  | **ADD**, //JB, JNAE, JCC// ||             | **ADD** |||||
+^       1  | **ADC**, //JAE, JNB, JCS// ||             | **ADC** |||||
+^       2  | **SUB**, //JGE, JNL, JSC// ||             | **SUB** |||||
+^       3  | **SBC**, //JL, JNGE, JSS// ||             | **SBC** |||||
+^       4  | **CMP**, //JNE, JNZ//      ||             | **CMP** |||||
+^       5  | //JE, JZ//                 ||                       ||||||
+^       6  | **NEG**, //JPL//           ||             | **NEG** |||||
+^       7  | //JMI//                    ||                       ||||||
+^       8  | **XOR**, //JBE, JNA//      ||             | **XOR** |||||
+^       9  | **LD**, //JA, JNBE//       ||POP,RETF,RETI| **LD**  |||||
+^       A  | **OR**, //JLE, JNG//       ||             | **OR**  |||||
+^       B  | **AND**, //JG, JNLE//      ||             | **AND** |||||
+^       C  | **TEST**, //JVC//          ||             | **TEST**|||||
+^       D  | **ST**, //JVS//            ||PUSH         | **ST**  |||||
+^       E  | //JMP//                    ||             ||||||
+^       F  | MUL.us        |CALL         |MAC.us,//GOTO// | MAC.us |MUL.ss|INT,IRQ,FIR_MOV,BREAK|MAC.ss ||
+  * Instructions in bold: uses the addressing mode listed on the first line
+  * Instructions in italics: only if operand A (destination register) is PC
 ===== Special instructions =====
@@ Line 21: / Line 44: @@
 Note: Operand A and Operand B cannot be 0, 6 or 7 (it is not possible to multiply SP, SR or PC with something).
 They also can not be 3 or 4 in MAC (MR is used for intermediate results). If the size of the MAC
-operation is exactly 16, it will be stored as N=0.
+operation is exactly 16, it will be encoded as N=0.
 ==== CALL and GOTO ====
@@ Line 114: / Line 137: @@
 ^%% D:[++Rs]      %%| ALU op|  Op. A  | 3       | 7                | Rs      |
 ^%% Rs            %%| ALU op|  Op. A  | 4       | 0                | Rs      |
-^%% #Imm16        %%| ALU op|  Op. A  | 4       | 1                | Rs      | |16-bit immediate in next word|
+^%% #Imm16        %%| ALU op|  Op. A  | 4       | 1                | Rs*     | |16-bit immediate in next word, Rs is first operand|
-^%% From [Addr16] %%| ALU op|  Op. A  | 4       | 2                | Rs      | |16-bit address in next word|
+^%% From [Addr16] %%| ALU op|  Op. A  | 4       | 2                | Rs*     | |16-bit address in next word, Rs is first operand|
-^%% To [Addr16]   %%| ALU op|  Op. A  | 4       | 3                | Rs      | |16-bit address in next word|
+^%% To [Addr16]   %%| ALU op|  Op. A  | 4       | 3                | Rs*     | |16-bit address in next word, Rs is first operand|
 ^%% Rs ASR shift  %%| ALU op|  Op. A  | 4       | 4 + (shift - 1)  | Rs      |
 ^%% Rs LSL shift  %%| ALU op|  Op. A  | 5       | shift - 1        | Rs      |
@@ Line 142: / Line 165: @@
 ''R3 = R2 + [Addr16]''
-and the "To [Addr16"]'' corresponds to:
+and the "To [Addr16]" corresponds to:
+''[Addr16] = R2 + R3''
-''[Addr16] = R2 + R3'' (so in this case the register encoded in OPA is used as a source, not a destination).
+(so in this case the register encoded in OPA is used as a source, not a destination).
 The LD and ST operations with the 16-bit addressing mode ignore the value of Rs, they use only Ra and the 16-bit value.